APPENDIX A

Mode-B Data Transfer Instruction Emulation Sequences

Mode-B Instruction	Mode-A Instruction Sequence	ſn	Out
MOV #imm,Rn	1 movi #imm,Rn		
1110 nnnn siii iiii		_	<u> </u>
MOV.W @(disp,PC),Rn	1 mova.w disp,R32		
1001 nnnn dddd dddd	2 ld.w R32,#0,Rn		
MOV.L @(disp,PC),Rn	mova.l disp,R32		
1101 nnnn dddd dddd	2 ld.l R32,#0,Rn		
MOV Rm,Rn	1 addi Rm,#0,Rn		
0110 nnnn mmmm 0011			
MOV.B Rm,@Rn	1 st.b Rn,#0,Rm	1	
0010 nnnn mmmm 0000	·		
MOV.W Rm,@Rn	1 st.w Rn,#0,Rm		
0010 nnnn mmmm 0001			
MOV.L Rm,@Rn	1 st.l Rn,#0,Rm		
0010 nnnn mmmm 0010			
MOV.B @Rm,Rn	1 ld.b Rm,#0,Rn		1
0110 nnnn mmmm 0000			
MOV.W @Rm,Rn	1 ld.w rm,#0,Rn		
0110 nnnn mmmm 0001			ļ
MOV.L @Rm,Rn	1 ld.l rm,#0,Rn		
0110 nnnn mmmm 0010			<u> </u>
MOV.B Rm,@-Rn	1 st.b Rn,#-1,Rm		ł
0010 nnnn mmmm 0100	2 addi.l Rn,#-1,Rn		↓
MOV.W Rm,@-Rn	1 st.w Rn,#-1,Rm	1	1
0010 nnnn mmmm 0101	2 addi.l Rn,#-2,Rn		ļ
MOV.L Rm,@-Rn	1 strd.w Rn,#-1,Rm		
0010 nnnn mmmm 0110	2 addi.l Rn,#-4,Rn		↓
MOV.B @Rm+,Rn	1 ld.b Rm,#0,Rn		
0110 nnnn mmmm 0100	2 if (m!=n) addi.l Rm,#1,Rm		
MOV.W @Rm+,Rn	1 ld.w Rm,#0,Rn		
0110 nnnn mmmm 0101	2 if (m!=n) addi.l Rm,#2,Rm		ļ
MOV.L @Rm+,Rn	1 ld.l Rm,#0,Rn		1
0110 nnnn mmmm 0110	2 if (m!=n) addi.l Rm,#4,Rm		├ —
MOV.B R0,@(disp,Rm)	1 st.b Rn,disp,R0		
1000 0000 mmmm dddd			
MOV.W R0,@(disp,Rm)	1 st.w Rn,disp,R0		
1000 0001 mmmm dddd			
MOV.L Rm,@(disp,Rn)	1 st.l Rn,disp,Rm		1
0001 nnnn mmmm dddd			├
MOV.B @(disp,Rm),R0	1 ld.b Rm,disp,R0		
1000 0100 mmmm dddd			-
MOV.W @(disp,Rm),R0	1 ld.w Rm,disp,R0		
1000 0101 mmmm dddd		i	

MOV.L @(disp,Rm),Rn	1 ld.l Rm,disp,Rn		
0101 nnnn mmmm dddd	Train (Mi,diop), W		
MOV.B Rm,@(R0,Rn)	1 stx.b Rn,R0,Rm		
	1 30.5 (11,10,10)		
0000 nnnn mmmm 0100	1 stx.w Rn,R0,Rm		
MOV.W Rm,@(R0,Rn)	I SK.W KII,KO,KIII		
0000 nnnn mmmm 0101	1 ob L Do DO Do		
MOV.L Rm,@(R0,Rn)	1 stx.l Rn,R0,Rm		
0000 nnnn mmmm 0110	4 Id. b D D0 D-		
MOV.B @(R0,Rm),Rn	1 ldx.b Rm,R0,Rn		
0000 nnnn mmmm 1100			
MOV.W @(R0,Rm),Rn	1 ldx.w Rm,R0,Rn		
0000 nnnn mmmm 1101	 		
MOV.L @(R0,Rm),Rn	1 ldx.l Rm,R0,Rn		
0000 nnnn mmmm 1110			
MOV.B R0,@(disp,GBR)	1 stx.b R27,disp,R0		
1100 0000 dddd dddd			
MOV.W R0,@(disp,GBR)	1 stx.w R27,disp,R0		
1100 0001 dddd dddd			
MOV.L R0,@(disp,GBR)	1 stx.l R27,disp,R0		
1100 0010 dddd dddd			
MOV.B @(disp,GBR),R0	1 ld.b R27,disp,R0		
1100 0100 dddd dddd			
MOV.W @(disp,GBR),R0	1 ld.w R27,disp,R0		
1100 0101 dddd dddd			
MOV.L @(disp,GBR),R0	1 ld.l R27,disp,R0		
1100 0110 dddd dddd			
MOVA @(disp,PC),R0	1 mova.l disp,R0	[]	
1100 0111 dddd dddd			
MOVT Rn	1 andi R25,#1,Rn		
0000 nnnn 0010 1001			
SWAP.B Rm,Rn	1 byterev Rm,R32	Rm	
0110 nnnn mmmm 1000	2 shlri Rm,#16,Rn		
	3 mextr6 R32,Rn,Rn		
SWAP.W Rm,Rn	1 mperm.w Rm,#1,R32		
0110 nnnn mmmm 1001	2 addi.l R32,#0,Rn		
XTRCT Rm,Rn	1 shili.l Rm,#16,R32		
0010 nnnn mmmm 1101	2 shlri.l Rn,#16,Rn		
	3 or Rn,R32,Rn		

Arithmetic Instruction Emulation Sequences

Mode-B instruction	Mode-A Instruction Sequence	In	Out
ADD Rm,Rn	1 add.l Rm,Rn,Rn		
0011 nnn <u>n mmm</u> m 1100		 	
ADD #imm,Rn	1 addi.l Rn,#imm,Rn		1
0111 nnnn siii iiii		 <u> </u>	
ADDC Rm,Rn	1 addz.l Rm,R63,R32		
0011 nnnn mmmm 1110	2 addz.i Rn,R63,Rn		<u> </u>

	3 add Rn,R32,Rn		
	4 add Rn,R25,Rn		
	5 shlri Rn,#32,R25		
	6 addi.l Rn,#0,Rn		
ADDV Rm,Rn	1 add Rm,Rn,R32	Rm	
0011 nnnn yccc 1111	2 add.l Rm,Rn,Rn	Rn	
	3 cmpne Rn,R32,R25		-
CMP/EQ #imm,R0	1 movi #imm,R32	R0	
1000 1000 siii iiii	2 cmpeq R0,R32,R25		
CMP/EQ Rm,Rn	1 cmpeq Rn,Rm,R25	Rm	
0011 nnnn mmmm 0000		Rn	
CMP/HS Rm,Rn	1 cmpgeu Rn,Rm,R25	Rm	
0011 nnnn mmmm 0010		Rn	
CMP/GE Rm,Rn	1 cmpge Rn,Rm,R25	Rm	
0011 nnnn mmmm 0011		Rn	
CMP/HI Rm,Rn	1 cmpgtu Rn,Rm,R25	Rm	
0011 nnnn mmmm 0110		Rn	
CMP/GT Rm,Rn	1 cmpgt Rn,Rm,R25	Rm	
0011 nnnn mmmm 0111		Rn	
CMP/PZ Rn	1 cmpge Rn,R63,R25	Rn	
0100 nnnn 0001 0001			
CMP/PL Rn	1 cmpgt Rn,R63,R25	Rn	
0100 nnnn 0001 0101			
CMP/STR Rm,Rn	1 mcmpeq.b Rm,Rn,R32		
0010 nnnn mmmm 1100	2 addz.l R32,R63,R32		
	3 cmpgtu R32,R63,R25		
DIV0S Rn,Rm	1 xor Rn,Rm,R32		
0010 nnnn mmmm 0111	2 ori Rn,#0,R33		
	3 ori Rm,#0,R33		
	4 shlri.l R32,#31,R32		
	5 xori R32,#1,R25		
	Q.d = PPF_EX2[63]		!
	6 nop		
	M.d = PPF_EX2[63]		
	#1.5 dec_br_sr_update = 1		
DIV0U	1 movi #0,R25		
0000 0000 0001 1001	Q.d = 0		
	M.d = 0		
	#1.5 dec_br_sr_update = 1		L
DIV1 Rm,Rn	1 addz.l Rm,R63,R32		
0011 nnnn mmmm 0100	2 ori Rn,#0,R33		
	oldQ.d = Q.q		
	3 shlli.l Rn,#1,Rn		
	4 addz.l Rn,R25,Rn		
	5 if $(oldQ.q == M.q)$ sub Rn,R32,Rn		
	Ise add Rn,R32,Rn		
	$Q.d = PPF_EX2[63]$		
	6 addi.l Rn,#0,Rn		
	oldQ.d = Q.q ^ M.q		<u> </u>

V	-
5	

	7 nop		
	8 nop		
	$Q.d = oldQ.q \land PPF_EX2[32]$		
	9 <i>if (Q.q == 1)</i> movi #1,R25		
	else movi #0,R25		
	#1.5 dec_br_sr_update = 1		
DT Rn	1 addi.l Rn,#-1,Rn		
0100 nnnn 0001 0000	2 cmpeq Rn,R63,R25		
DMULS.L Rm,Rn	1 muls.l Rm,Rn,R24		
0011 nnnn mmmm 1101			
DMULU.L Rm,Rn	1 mulu.l Rm,Rn,R24		
0011 nnnn mmmm 0101			
EXTS.B Rm,Rn	1 shlli Rm,#56,Rn		
0110 nnnn mmmm 1110	2 shari Rn,#56,Rn		
EXTS.W Rm,Rn	1 shlli Rm,#48,Rn		
0110 nnnn mmmm 1111	2 shari Rn,#48,Rn		
EXTU.B Rm,Rn	1 andi Rm,#255,Rn		
0110 nnnn mmmm 1100			
EXTU.W Rm,Rn	1 shili Rm,#48,Rn		-
0110 nnnn mmmm 1111	2 shiri Rn,#48,Rn		
MUL.L Rm,Rn	1 mulu.l Rm,Rn,R32		
0000 nnnn mmmm 0111	2 shlri R24,#32,R24		
	3 mshflo.l R32,R24,R24		
MULS.W Rm,Rn	1 mmullo.wl Rm,Rn,R32		
0010 nnnn mmmm 1111	2 shlri R24,#32,R24		
	3 mshflo.l R32,R24,R24		
MULU.W Rm,Rn	1 shlli Rm,#48,R32		
0010 nnnn mmmm 1110	2 shlli Rn,#48,R33		
	3 shiri R32,#48,R32		
	4 shiri R33,#48,R33		
	5 mulu.l R32,R33,R32		
	6 shiri R24,#32,R24		
	7 mshflo.l R32,R24,R24		
NEG Rm,Rn	1 sub.l R63,Rm,Rn		
0110 nnnn mmmm 1011			
NEGC Rm,Rn	1 addz.l Rm.R63,R32	Rm	
0110 nnnn mmmm 1010	2 sub R63,R25,Rn	""	
	3 sub Rn,R32,Rn		
	4 shlri Rn,#32,R25		
	5 addi.l Rn,#0,Rn	1 1	
SUB Rm,Rn	1 sub.l Rn,Rm,Rn		
0011 nnnn mmmm 1000			
SUBC Rm,Rn	1 addz.l Rm,R63,R32		-
0110 nnnn mmmm 1010	2 addz.l Rn,R63,Rn		
	3 sub Rn,R25,Rn		
	4 sub Rn,R32,Rn		
	5 shlri Rn,#32,R25		
	6 addi.l Rn,#0,Rn		